


SDR_Ursinho

**Design, Simulation and Assembly of a
Direct Conversion High Frequency
SDR Software Defined Receiver**



Jeremy Clark VE3PKC



Copyright Information

ISBN 9780988049062



9 780988 049062

© Clark Telecommunications/Jeremy Clark/August 2016

All rights reserved. No part of this work shall be reproduced, stored in a retrieval system or transmitted by any means, electronic, mechanical, photocopying, recording, or otherwise, without the written permission of the author. No patent liability is assumed with respect to the use of the information contained herein. Although every precaution has been taken in the preparation of this book, the author assumes no responsibility for errors, omissions, inaccuracies or any inconsistency herein. Nor is any liability assumed for damages resulting from the use of the information contained herein.

This work is sold as is, without any warranty of any kind, either express or implied, respecting the contents of this book, including but not limited to implied warranties for the book's quality, performance, merchantability, or fitness for any particular purpose.

Clark Telecommunications
Jeremy Clark
500 Duplex Suite 506
Toronto M4R-1V6, Ontario, Canada
416-488-5382
jclark@clarktelecommunications.com
www.clarktelecommunications.com

Table of Contents

1 - Introduction	1
1.1 - Design Philosophy	1
1.2 - Block & Level Diagram	1
1.3 - Development Environment	2
1.4 - Hartley Direct Conversion Simulation	2
2 - BPF Band Pass Filter Design	5
2.1 - BPF ELSIE Design	5
2.2 - BPF LTspice Simulation	7
2.3 - BPF Hardware Measurement	8
3 - RF Amplifier Design	9
3.1 - Single Stage LTspice Simulation	9
3.2 - Single Stage Hardware Measurement	10
3.3 - Two Stage LTspice Simulation	11
3.4 - Two Stage Hardware Measurement	13
4 - Mixer Design	14
4.1 - Mixer Simulation	14
4.2 - Mixer Hardware Measurement	15
5 - LPF Low Pass Filter Design	18
5.1 - LPF Low Pass Filter Simulation	18
5.2 - LPF Low Pass Filter Corner Frequency	20
5.3 - LPF Low Pass Filter Hardware Measurement	22
6 - VFO Variable Frequency Oscillator	25
6.1 - VFO	25
6.2 - VFO Quad Circuit	25
6.3 - VFO Measurement	26
7 - Baseband Amplifier	28
7.1 - BB Amp Simulation	28
7.2 - BB Amp Measurement	29
8 - Power Supply Design	31
8.1 - Power Supply General	31
8.2 - Power Supply Measurements	31
9 - Schematic, PCB Design, Assembly and Testing	32
9.1 - SDR_UD Schematic Diagram	32
9.2 - PCB Printed Circuit Board Layout	32
9.3 - Block & Level Diagram Testing	33
9.4 - Assembly	34

9.4.1 - BPF Band Pass Filter	34
9.4.2 - PS Power Supply	35
9.4.3 - RF Amplifier	35
9.4.4 - Balun Balanced to Unbalanced Toroidal Transformer	36
9.4.5 - LPF Low Pass Filter Corner Frequency Clock	36
9.4.6 - VFO Variable Frequency Oscillator	37
9.4.7 - VFO Quad Circuit	37
9.4.8 - Mixer/LPF Low Pass Filter	38
9.4.9 - Baseband Amplifier	38
10 - Baseband Signal Processing	39
10.1 - Windows 5KHz Base Band Signal Processing ScicosLab	39
10.2 - Windows 5KHz Base Band Signal Processing Spectravue & SDRADIO	41
10.3 - Windows 24KHz Base Band Signal Processing Spectravue & SDRADIO	42
10.4 - Linux 5KHz Base Band Signal Processing with GNU Radio Companion	43
11 - Conclusions	44
Appendix A - SDR_U Development Environment	45
Appendix B - I & Q Demodulation Math	48
Appendix C - Raspberry Pi Configuration	49
Appendix D - Python Documentation	51
Appendix E - LPF Python Code	52
Appendix F - VFO Python Code	53
Appendix G - Parts List	59
Glossary	60
References	61